

11 Publication number:

0 366 263 A3

(12)

EUROPEAN PATENT APPLICATION

21 Application number: 89309656.0

(51) Int. Cl.5: H04L 12/56

② Date of filing: 22.09.89

Priority: 25.10.88 GB 8824972

Date of publication of application:
 02.05.90 Bulletin 90/18

Designated Contracting States:
BE DE ES FR GR IT LU NL SE

Date of deferred publication of the search report: 16.09.92 Bulletin 92/38 7) Applicant: GEC PLESSEY
TELECOMMUNICATIONS LIMITED
New Century Park P.O. Box 53
Coventry, CV3 1HJ(GB)

Inventor: Proctor, Richard John 28 Diprose Road Corfe Mullen Wimborne Dorset(GB) Inventor: Maddern, Thomas Slade 38 Cutlers Place Colehill Wimborne Dorset(GB) Inventor: Philip, Alexander Schroder 31 Highland Road Wimborne Dorset(GB)


Representative: Branfield, Henry Anthony The General Electric Company plc Patent Department(Wembley Office) Hirst Research Centre East Lane Wembley, Middlesex HA9 7PP(GB)

(54) Time division switch.

(57) The invention concerns Asynchronous Time Division Switches particularly for packet switching. In one embodiment a switch has 256 ports running at 155 M bits and is capable of switching incoming data cells at each of the input ports to any one of 256 output ports. At each input port a switch sequentially distributes the received data cells over 16 outputs each of which is connected to a different DMR circuit. There are 256 DMR circuits each having 16 inputs and 16 outputs. A DMR circuit is a fixed space switching device which has N inputs, N time intervals and N outputs and operates cyclically so that each input goes to each output for 1/Nth of the time. The inner stage of the ATD switch comprises 256 central switches each having 16 inputs and 16 outputs. Each central stage switch has its 16 inputs connected to 16 different DMR circuits. The fourth stage of the switch consists of another array

of 256 output DMR circuits with each central switch being connected to 16 different output DMR circuits. Each output DMR has its outputs connected to 16 different output DMR has its outputs connected to 16 different output ports. The internal circuitry of the ATD switch runs on 20 M bits. When a data cell is received at an input port its destination is derived from a header attached to the cell. Control circuitry enables the receiving port to request three address to query three possible routes through the switch. The ability to provide this series of questions is given by staggering the windows through which an output port can communicate with the central switches. Although data streams are received asynchronously the operation of the ATD switch is synchronous.

The switch is potentially capable of switching non ATD, synchronous traffic. Mixed mode of operation is possible.





EUROPEAN SEARCH REPORT

EP 89 30 9656

Category	Citation of document with ind of relevant pass		Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int. Cl.5)	
1	WO-A-8 807 298 (BELL TEL		1,5-8	H04L12/56	
	COMPANY)				
i	* abstract; claim 1 *				
	* page 3, 11ne 32 - page	=			
	* page 5, line 7 - line				
	* page 11, line 5 - line	10 *			
			2-4		
	EP-A-0 274 793 (ALCATEL	ATU S	2-4.9.10		
	* column 3, line 45 - co		2-4,3,10		
1		Tumi 4, Tine 40			
	GLOBECOM 84		11		
	vol. 1. November 1984, A	ZII ATKA IT	1		
	pages 114 - 120:	il Datin, US			
1	D. DIAS ET AL: 'PACKET S	WITCHING IN N LOG N			
	MULTISTAGE NETWORKS	WITCHING IN N COG N			
	* page 116, right column	14mo 10 - 14mo 14 *]		
	page 110, right Coldan	, Time 10 - Time 14			
,х	EP-A-0 306 291 (BRITISH	TELECOM)	1		
•^	* claims 1-3 *	TELECON	1		
	* column 1, line 38 - 1	no 40 *			
	* column 1, line 41 - li	-		TECHNICAL FIELDS SEARCHED (Int. Cl.5)	
	* column 1, line 54 - 11				
	* column 2, line 1 - lir	_		HO4L	
	* column 4, line 60 - co			1045	
	* column 6, line 33 - li		ļ.		
	* column 6, line 62 - co				
	corami o, rine or	rident 7, 17114 O			
			1		
			i		
		-			
				·	
	.•				
	£*		Ţ		
	The present search report has be	en drawn up for all claims			
	Place of search	Date of completion of the search		Domine	
	THE HAGUE	14 JULY 1992	ALI	A.	
	CATEGORY OF CITED DOCUMEN	ITS T: theory or eris	ciple underlying the	: invention	
¥		E : earlier patent	document, but pub		
A:pas Y:pas	ticularly relevant if taken alone ticularly relevant if combined with ano		after the filing date D: document cited in the application		
ào	sument of the same category				
document of the same category A: technological background O: non-written disclosure P: intermediate document		***********************	L: document cited for other reasons A: member of the same patent family, corresponding document		

THIS PAGE BLANK (USPTO)